Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Silicon Labs/Series0/EZR32WG/EZR32WG330F256R55/MSC/CTRL#0x0
Memory System Control Register
Bus Fault Response Enable
https://github.com/cmsis-svd/cmsis-svd-data